[Yaffs] NAND chip internal cache and Multi-page read/writes

Top Page
Attachments:
Message as email
+ (text/plain)
Delete this message
Reply to this message
Author: Jens Rudberg
Date:  
To: yaffs
Subject: [Yaffs] NAND chip internal cache and Multi-page read/writes
Hi All,
We are using Yaffs2 in a project and have implemented the "direct"
interface for the Analog blackfin 52x and a Micron NAND Flash.
The nand memory we use have an internal single page cache and implements
a few nice features:
- Internal data move: Read (00h + 35h), Program (85h + 10h)
- Program page cache mode: (80h + 15h) + (last write in sequence
terminated with a 10h)
- Page read cache mode (random & sequential)

However with the current Direct interface it's hard to make use of those
nice features.
Have anyone extended the Yaffs2 direct interface to make use of similar
features?

I would also be very interested in discussing bulk (multi-page) read &
write operations since that would greatly reduce the number of task
switches in our system.
Have anyone implemented a similar extention for the direct interface?

Jens